We present a cost-effective scalable real-time wavefront control architecture based on off-the-shelf graphics processing units hosted in an ultra-low latency, high-bandwidth interconnect PC cluster environment composed of modules written in the component-oriented language of nesC. We demonstrate the architecture is capable of supporting the most computation and memory intensive wavefront reconstruction method (vector-matrix-multiply) at frame rates up to 2 KHz with latency under 250 µs for the PALM-3000 adaptive optics systems, a state-of-the-art upgrade on the 5.1 meter Hale Telescope that consists of a 64x64 subaperture Shack-Hartmann wavefront sensor and a 3368 active actuator high order deformable mirror in series with a 349 actuator "woofer" DM. This architecture can easily scale up to support larger AO systems at higher rates and lower latency.
INTRODUCTION
PALM-3000 [1] , currently under development at JPL and Caltech, is the state-of-the-art upgrade to the successful Palomar Adaptive Optics System [2] on the 5.1 meter Hale Telescope. It is based on a 64x64 subaperture Shack-Hartmann wavefront sensor with 2x2 pixels per subaperture, and a new 3368 active actuator high-order Xinetics deformable mirror (DM) in series with the existing 349 actuator "woofer" DM. All of which are driven by a cost-effective scalable realtime wavefront control architecture based on off-the-shelf graphics processing units (GPUs) hosted in an ultra-low latency, high-bandwidth PC cluster environment composed of modules constructed in the component-oriented language of nesC [3] [4] . This innovative architecture will enable full-matrix reconstruction of the PALM-3000 wavefront at up to 2 KHz with latency under 250 µs, and reconstruction using less compute-intensive algorithms at up to 3 KHz, the maximum camera frame rate. Furthermore, it can be scaled up to support a much larger real-time AO system, such as the Thirty Meter Telescope (TMT), at higher rates and lower latency.
The remainder of the paper presents the architecture in order of importance of architectural objectives, starting with the most important. Section 2 describes a hardware architecture that fulfills our foremost objective of best priceperformance. It discusses the design decisions made and the rationale behind them as we searched the solution space. Section 3 presents a software architecture that meets our secondary objective of a component-oriented architecture based on event-driven execution and split-phase operations. Section 4 presents the compute latency of the wavefront reconstruction based on the classical full vector-matrix-multiplication (VMM) method. Section 5 concludes the paper.
HARDWARE ARCHITECTURE
Our main objective is to build an AO system that fulfills the high performance and low cost requirements of PALM-3000. Toward this end, we have examined a number of potential solutions that build around DSP-based and GPU-based architectures. Given the in-house experience with the Texas Instruments (TI) floating point DSP architecture from the successful current AO system [5] , we began the evaluation with two commercially available DSP-based systems. which proved in the final analysis to be the limiting factor in determining the number of DSP boards in the Bittware system. Hence, both DSP-based systems were dropped from consideration due to the high cost, which exceeded not only the hardware budget but also the cost of either GPU-based system by at least 50%. Figure 1 shows the PALM-3000 hardware architecture. Under this architecture, compute-intensive operations are offloaded and accelerated by low-cost off-the-shelf GPU-based graphics cards hosted in a PC cluster interconnected with one or more ultra low-latency, high-bandwidth switches.
Consider for example the large vector-matrix multiplication (VMM) operation required for the high-order wavefront reconstruction on PALM-3000. The accelerating hardware consists of 16 retail NVIDIA 8800 Ultra graphics cards which are distributed over 8 dual-core Opteron PCs from HP, each hosting 2 cards, the maximum number of PCI Express (PCIe) x16 cards permitted by PCIe 1.1 Specification. Since our acquisition, PCIe 2.0 has been released with support for up to 4 such cards per PC.
Each NVIDIA 8800 Ultra features 576 GFLOPS on 128 612-MHz single-precision floating-point SIMD processors, arranged in 16 clusters of eight. Each cluster provides 8 K registers and 16 KB of shared on-chip memory organized in 16 banks. Accessing the shared memory is as fast as accessing a register as long as there are no bank conflicts. Also included, but not currently availed by our applications, per cluster is 64 KB of constant memory with a cache working set of 8 KB. The clusters are interconnected via a 384-bit memory bus, providing 103.7 GB/s memory bandwidth to 768 MB of global shared GDDR3 RAM.
It is this winning combination of supercomputing power and unparalleled memory bandwidth that earned NVIDIA GPUs the selection. In particular, it is the ease of programming coupled with unfettered access to the tremendous processing power of the GPU through a simple low-level C programming interface that won NVIDIA over the competing ATI GPU architecture which we also evaluated, though briefly. To aid developers in the software development, NVIDIA provides the CUDA [6] (Compute Unified Device Architecture) environment, which consists of the C cross compiler, debugger, host driver, two mathematical libraries of common usage, FFT and BLAS, and a plethora of code samples, in addition to the GPU API and its runtime.
The eight PCs along with PC0 and the Database PC are interconnected using a Quadrics QsNet II 16-port switch with extra free ports reserved for future add-on systems. The switch delivers over 900 MB/s of user space to user space bandwidth each direction with latency under 2 µs for a total of 14.4 GB/s of bisectional bandwidth and broadcast capability. This scalable switch combined with the 1-to-N optical splitter that delivers the same complete frames to each of the N output ports permit not only future integration but also concurrent executions of additional real-time systems and accelerators.
As shown, high-bandwidth data, such as pixels received by the eight PCs from high-order and low-order wavefront sensors (HOWFS and LOWFS), and latency-sensitive commands, such as those issued by PC0 to high-order and loworder deformable mirrors (HODM and LODM), tip/tilt mirror (TTM) and uplink tip/tilt mirror (UTT), are transferred using fiber optics. Low-bandwidth data, such as acquisition camera (ACQ) pixels and hardware status, are sent from the Cass Cage PC to the Database PC via a dedicated 1Gbit Ethernet. Latency-tolerant commands, such as those issued by the Cass Cage PC to motors and white light, including ACQ and DM configurations, are sent via direct connections.
SOFTWARE ARCHITECTURE
This section presents the software architecture of the PALM-3000 system. It describes the decomposition of the software using three different architectural views each depicting different aspect of the system. The architecture is built upon many structuring concepts and execution model of the TinyOS [7] operating system, namely, a component-based architecture, structured event-driven execution model, and split-phase operations. Like TinyOS, the PALM-3000 software system is written entirely in the component-oriented language of nesC, thereby providing the required flexibility on changing algorithms through plug-n-play components. It likewise uses Active Messages for the communication method. In addition, it achieves its distributed processing through the use of bidirectional proxy components that are interposed between user components and remote provider components. Figure 2 shows a system context diagram that sets the stage for our discussion in this section. The diagram depicts a high level overview of the system (P3K-AO) and its required interfaces to a number of external systems, which include science instruments, Telescope Control System (TCS), Laser Guide Star (LGS), Beam Transfer Optics (BTO) and the system operator a.k.a. the AO operator. 
Functional View
The functional decomposition of the P3K-AO system is illustrated in Figure 3 . As shown, the system is comprised of four major functional subsystems:
The solid arrows in the figure denote the flows of commands containing requests from users to providers, while the dashed arrows denote the flows of data containing results returned to users via asynchronous callbacks upon completion of the requests. Commands controlling the system are sent to AOCP, but those requesting for data are directed to AODB instead. AODB provides two methods of data delivery, push and pull. The push capability enables data to be automatically pushed to the users without polling. To achieve real-time delivery, AODB also offers the publishsubscribe capability. It is important to point out that all data returned to users originate from AODB, not from any constituent component of AOCP, HOWFP, and LOWFP. As such, AODB provides the only avenue of access to AO data. This design decision requires basically that all processing results produced upon completion by data providers (publishers) be recorded at AODB. To facilitate the recording of data, the publishers are provided with virtual local access to AODB through bidirectional proxy components. The AODB subsystem is built upon Berkeley DB [8] , a fast, reliable, highly configurable open source, embeddable, non-relational database engine that stores and retrieves records consisted of key/value pairs. Each key in AODB is comprised of a data ID and a timestamp. Accurate timestamping is provided to within 1 µs resolution through the use of synchronized hardware clocks. Figure 4 depicts the decomposition of the P3K-AO software system in terms of processes. We begin by describing the decomposition of the AODB subsystem. At the center of the diagram is the AO Data Recorder (AODR) process receiving real-time data from publishers and saving them to a backing store managed by Berkeley DB. As shown, the publishers include the HOWFP, VMM, LOWFP, AOCP and AODD processes as well as hardware components. Once the writing is completed, AODR immediately notifies the AO Data Server (AODS) of the event. Acted as a data distributor, AODS responds to such event by pushing the published data to subscribers, which include AOCP, the AO operator, or any user that requests data push. This publisher-distributor-subscriber architecture offers a number of advantages. It allows addition of new subscribers to the real-time control closed loop, while relieving publishers of the unnecessary burden of distributing data. Also, by giving AODS direct access to the entire Berkeley DB database as shown in the diagram, it enables subscribers to process data at their own rates without loss. User applications may concurrently access the backing store to retrieve stored data at any time by calling the Berkeley DB API directly with the pull (polled) method. virtual connections to the hardware that must reside on the Cass Cage due to hardware limitations. The splitting is necessary in order to minimize the communication latency since the Cass Cage PC cannot be directly connected to the Quadrics switch given the long distance separating them.
Process View
The high-order wavefront processor consists of nine processes, though only two are apparent from the diagram. The first eight processes execute the same code on PC1 through PC8 to help parallelize the vector-matrix multiplication (VMM) operation, while the primary process HOWFP, responsible for VMM summing, DM command calculation and interfacing to hardware and AOCP, executes on PC0.
The low-order wavefront processor consists of only one process, named LOWFP in figure 5 , and is computationally much less intensive, due to the sufficiently small matrix size required for the low order reconstruction. The LOWFP performs its VMM using the second dual-core processor. To ensure HOWFP has precedence over LOWFP and both meet the real-time requirements, the host PC0 runs a real-time operating system. Figure 5 depicts the mapping of processes onto the underlying hardware, reflecting the system's distributed aspects. As mentioned earlier, AODR receives not only high-volume latency-sensitive data published by HOWFP and LOWFP on PC0 via a high-throughput, ultra-low latency, 16-port interconnect provided by the Quadrics switch, but also lowvolume, latency-tolerant optics and electronics data as published by AODD on the Cass Cage PC. Once received and -p 4-saved to the backing store, AODS pushes the stored data to interested subscribers, which include AOCP on the same machine and data users on a separate gigabit Ethernet network from the Cass Cage PC. As shown and noted earlier, the Cass Cage PC has no direct connection to the Quadrics switch due to the limitation on the cabling distance, resulting in the splitting of the AO command processor into two processes, namely AODD and AOCP.
Physical View

PERFORMANCE
This section presents the expected compute latency of the wavefront reconstruction based on the full matrix vector multiplication method using the input matrix of 3721 actuator values by 8192 centroid values (i.e., 4096 subapertures with 2 centroid values per 2x2 pixel subaperture). Figure 6 shows the processing timing line at 2 KHz frame rate for 128x128 pixel frames. All times shown were theoretically determined from vendors' published performance, except the times to calculate centroids, VMM, and DM commands which were measured on actual hardware. As shown, at the 2000 Hz frame rate, the system can tolerate jitters of up to 28 µs. 
CONCLUSIONS
We presented a cost-effective scalable real-time wavefront control architecture based on off-the-shelf graphics processing units hosted in an ultra-low latency, high-bandwidth interconnect PC cluster environment composed of nesC modules. This architecture allows not only future integration and concurrent executions of additional real-time systems but also the flexibility to change algorithms for better computational cost and wavefront reconstruction accuracy. Through benchmarking on actual hardware, we determined the architecture can support the most computation and memory intensive wavefront reconstruction method (vector-matrix-multiply) at up to 2 KHz with latency under 250 µs. With larger interconnects and additional GPUs, we expect the architecture will easily support much larger AO systems at higher rates and lower latency.
